

257	772	Subclass	ISSUE CLASSIFICATION
Class			

PATENT NUMBER

# U.S. UTILITY Patent Application

O.I.F.E. SCANNED 9/10/01 H-D AG	PATENT DATE
---	-------------

APPLICATION NO. 09/768911	CONT/PRIOR	CLASS 257	SUBCLASS 772	ART UNIT 2827	EXAMINER ZARNEKE
------------------------------	------------	--------------	-----------------	------------------	---------------------

APPLICANTS

Lap-Wai Chow  
James P. Chow  
William Clark

TITLE

Integrated circuit protection against reverse engineering and method for fabricating the same using vias without metal terminations

PTO-2040  
12/99

## ISSUING CLASSIFICATION

The term of this patent subsequent to (date) has been disclaimed.	DRAWINGS Sheets Drawn: 14 Figs. Drawn: 24 Print File: 24			NOTICE OF ALLOWANCE MAILED 12/18/02	
	The term of this patent shall not extend beyond the expiration date of U.S. Patent No.			ISSUE FEE Amount Due: \$1,580.00 Date Paid:	
The terminal months of this patent have been disclaimed.	ALBERT W. PALADINI PRIMARY EXAMINER 12-13-02 (Primary Examiner)			ISSUE BATCH NUMBER	
J. Mancilla (Legal Instruments Examiner)			12/16/02 (Date)		

### WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 369. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A  
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

DRAWINGS IN FILE

(FACE)

W02